## features

- Dual-Input, Single-Output MOSFET Switch With No Reverse Current Flow (No Parasitic Diodes)
- IN1 . . . 250-m $\Omega$, 500-mA N-Channel; 16- $\mu \mathrm{A}$ Max Supply Current
- IN2 ... 1.3- $\Omega$, 10-mA P-Channel; 1.5- $\mu \mathrm{A}$ Max Supply Current ( $\mathrm{V}_{\mathrm{AUX}}$ Mode)
- Advanced Switch Control Logic
- CMOS- and TTL-Compatible Enable Input
- Controlled Rise, Fall, and Transition Times
- 2.7-V to 4 V Operating Range
- SOT-23-5 and SOIC-8 Package
- $-40^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Ambient Temperature Range
- 2-kV Human-Body-Model, 750-V CDM, 200-V Machine-Model ElectrostaticDischarge Protection


## description

The TPS2100 and TPS2101 are dual-input, single-output power switches designed to provide uninterrupted output voltage when transitioning between two independent power supplies. Both devices combine one n -channel ( $250 \mathrm{~m} \Omega$ ) and one p-channel ( $1.3 \Omega$ ) MOSFET with a single output. The p-channel MOSFET (IN2) is used with auxiliary power supplies that deliver lower current for standby modes. The n-channel MOSFET (IN1) is used with a main power supply that delivers higher current required for normal operation. Low on-resistance makes the $n$-channel the ideal path for higher main supply current when power-supply regulation and system voltage drops are critical. When using the p-channel MOSFET, quiescent current is reduced to $0.75 \mu \mathrm{~A}$ to decrease the demand on the standby power supply. The MOSFETs in the TPS2100 and TPS2101 do not have the parasitic diodes, found in discrete MOSFETs, which allow the devices to prevent back-flow current when the switch is off.

## typical applications

- Notebook and Desktop PCs
- Palmtops and PDAs


Figure 1. Typical Dual-Input Single-Output Application

Figure 2. $\mathrm{V}_{\mathrm{AUX}}$ CardBus Implementation



AVAILABLE OPTIONS

| TJ |  | PACKAGED DEVICES |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DEVICE |  | SOT-23-5 <br> (DBV) $\dagger$ | SOIC-8 <br> (D) |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TPS2100 | $\overline{\mathrm{EN}}$ | TSP2100DBV $\dagger$ | TPS2100D |
|  | TPS2101 | EN | TPS2101DBV $\dagger$ | TPS2101D |

Both packages are available left-end taped and reeled. Add an R suffix to the D device type (e.g., TPS2101DR).
† Add T (e.g., TPS2100DBVT) to indicate tape and reel at order quantity of 250 parts.
Add R (e.g., TPS2100DBVR) to indicate tape and reel at order quantity of 3000 parts.

TPS2100 functional block diagram


## TPS2101 functional block diagram



Function Tables

| TPS2100 |  |  |  |
| :---: | :---: | :---: | :---: |
| VIN1 | VIN2 | EN | OUT |
| 0 V | 0 V | XX | GND |
| 0 V | 3.3 V | L | GND |
| 3.3 V | 3.3 V | L | $\mathrm{VIN1}$ |
| 3.3 V | 0 V | L | $\mathrm{VIN1}$ |
| 0 V | 3.3 V | H | VIN 2 |
| 3.3 V | 0 V | H | VIN 2 |
| 3.3 V | 3.3 V | H | $\mathrm{VIN2}$ |


| TPS2101 |  |  |  |
| :---: | :---: | :---: | :---: |
| VIN1 | VIN2 | EN | OUT |
| 0 V | 0 V | XX | GND |
| 0 V | 3.3 V | H | GND |
| 3.3 V | 3.3 V | H | VIN 1 |
| 3.3 V | 0 V | H | VIN 1 |
| 0 V | 3.3 V | L | VIN 2 |
| 3.3 V | 0 V | L | VIN 2 |
| 3.3 V | 3.3 V | L | VIN 2 |

$\mathrm{XX}=$ don't care
Terminal Functions

| TERMINAL |  |  |  |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |  | I/O |  |
|  | TPS2100 |  | TPS2101 |  |  |  |
|  | DBV | D | DBV | D |  |  |
| EN |  |  | 1 | 3 |  | Active-high enable for IN1-OUT switch |
| EN | 1 | 3 |  |  | 1 | Active-Iow enable for IN1-OUT switch |
| GND | 2 | 2 | 2 | 2 | 1 | Ground |
| IN1 | 5 | 5 | 5 | 5 | 1 | Main Input voltage, NMOS drain (250 m ) |
| IN2 | 3 | 1 | 3 | 1 | 1 | Auxilliary input voltage, PMOS drain (1.3 $\Omega$ ) |
| OUT | 4 | 7, 8 | 4 | 7, 8 | 0 | Power switch output |
| NC |  | 4,6 |  | 4,6 |  | No connection |

## detailed description

## power switches

## n-channel MOSFET

The IN1-OUT n-channel MOSFET power switch has a typical on-resistance of $250 \mathrm{~m} \Omega$ at 3.3-V input voltage, and is configured as a high-side switch.

## p-channel MOSFET

The IN2-OUT p-channel MOSFET power switch with typical on-resistance of $1.3 \Omega$ at $3.3-\mathrm{V}$ input voltage and is configured as a high-side switch. When operating, the p-channel MOSFET quiescent current is reduced to less than $1.5 \mu \mathrm{~A}$.

## charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.
driver
The driver controls the gate voltage of the IN1-OUT and IN2-OUT power switches. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the drivers incorporate circuitry that controls the rise times and fall times of the output voltage.

## detailed description (continued) <br> enable

The logic enable will turn on the IN2-OUT power switch when a logic high is present on EN (TPS2100) or logic low is present on EN (TPS2101). A logic low input on EN (TPS2100) or logic high on EN (TPS2101) restores bias to the drive and control circuits and turns on the IN1-OUT power switch. The enable input is compatible with both TTL and CMOS logic levels.

## the $\mathrm{V}_{\text {AUX }}$ application for CardBus controllers

The PC Card specification requires the support of $\mathrm{V}_{\text {AUX }}$ to the CardBus controller as well as to the PC Card sockets. Both are $3.3-\mathrm{V}$ requirements; however the CardBus controller's current demand from the $\mathrm{V}_{\text {AUX }}$ supply is limited to $10 \mu \mathrm{~A}$, whereas the PC Card may consume as much as 200 mA . In either implementation, if support of a wake-up event is required, the controller and the socket will transition from the $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ rail to the $3.3-\mathrm{V}$ $\mathrm{V}_{\text {AUX }}$ rail when the equipment moves into a low power mode such as D 3 . The transition from $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{AUX}}$ needs to be seamless in order to maintain all memory and register information in the system. If $\mathrm{V}_{\mathrm{A}}$ X is not supported, the system will lose all register information when it transitions to the D3 state.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$

| Input voltage range, $\mathrm{V}_{\mathrm{I}(\mathrm{IN1)}}$ (see Note1) | -0.3 V to 5 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1(\mathrm{IN} 2)}$ (see Note1) | -0.3 V to 5 V |
| Input voltage range, $\mathrm{V}_{\text {I }}$ at $\overline{\mathrm{EN}}$ or EN | -0.3 V to 5 V |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.3 V to 5 V |
| Continuous output current, $\mathrm{I}_{\mathrm{O}(\mathrm{IN} 1)}$ | 700 mA |
| Continuous output current, $\mathrm{I}_{\mathrm{O}(\text { (IN2) }}$ | 70 mA |
| Continuous total power dissipation | See dissipation rating table |
| Operating virtual junction temperature range, $\mathrm{T}_{J}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds | $260^{\circ} \mathrm{C}$ |
| Electrostatic discharge (ESD) protection: Human body model | 2 kV |
| Machine model | 200 V |
| Charged device model (CDM) | 750 V |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltages are with respect to GND.
DISSIPATION RATING TABLE

| PACKAGE | $\mathbf{T}_{\mathbf{A}}<\mathbf{2 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | DERATING FACTOR <br> ABOVE TA $=\mathbf{2 5}^{\circ} \mathbf{C}$ | $\mathbf{T}_{\mathbf{A}}=\mathbf{7 0}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | $\mathbf{T}_{\mathbf{A}}=\mathbf{8 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: |
| DBV | 309 mW | $3.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 170 mW | 123 mW |
| D | 568 mW | $5.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 313 mW | 227 mW |

## recommended operating conditions

|  | MIN | MAX |
| :--- | ---: | ---: |
| UNIT |  |  |
| Input voltage, $\mathrm{V}_{\mathrm{I}(\mathrm{INx})} \overline{2.7}$ | 4 | V |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ at $\overline{\mathrm{EN}}$ and EN | 0 | 4 |
| Continuous output current, $\mathrm{I}_{\mathrm{O}(\mathrm{IN} 1)}$ | V |  |
| Continuous output current, $\mathrm{I}_{\mathrm{O}(\mathrm{IN} 2)}$ | 500 | mA |
| Operating virtual junction temperature, $\mathrm{T}_{\mathrm{J}}$ | -40 | $10 \ddagger$ |

$\ddagger$ The device can deliver up to 220 mA at $\mathrm{I}_{\mathrm{O}}(\mathrm{IN} 2)$. However, operation at the higher current levels will result in greater voltage drop across the device, and greater voltage droop when switching between $\operatorname{IN} 1$ and $\operatorname{IN} 2$.
electrical characteristics over recommended operating junction temperature range, $\mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=\mathrm{V}_{\text {(IN2) }}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=$ rated current (unless otherwise noted)
power switch

| PARAMETER |  |  | TEST CONDITIONS $\dagger$ | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {r DS }}$ (on) | On-state resistance | IN1-OUT | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 250 |  | $\mathrm{m} \Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{J}=85^{\circ} \mathrm{C}}$ |  | 300 | 375 |  |
|  |  | IN2-OUT | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 1.3 |  | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{J}}=85^{\circ} \mathrm{C}$ |  | 1.5 | 2.1 |  |

$\dagger$ Pulse-testing techniques maintain junction temperature close to ambient termperature; thermal effects must be taken into account separately.
enable input ( $\overline{E N}$ and EN)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathbf{l}}(\mathrm{INx}) \leq 4 \mathrm{~V}$ |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{l}}(\mathrm{INx}) \leq 4 \mathrm{~V}$ |  |  |  | 0.8 | V |
| II | Input current | TPS2100 | $\overline{\mathrm{EN}}=0 \mathrm{~V}$ or $\overline{\mathrm{EN}}=\mathrm{V}_{\mathrm{l}}(\mathrm{INx})$ | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
|  |  | TPS2101 | $\mathrm{EN}=0 \mathrm{~V}$ or $\mathrm{EN}=\mathrm{V}_{\text {I(INx) }}$ | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |

supply current

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| II Supply current | TPS2100 | $\begin{aligned} & \overline{\mathrm{EN}}=\mathrm{H}, \\ & \text { IN2 selected } \end{aligned}$ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 0.75 | $\mu \mathrm{A}$ |
|  |  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C}$ |  | 1.5 |  |
|  |  | $\begin{aligned} & \overline{\mathrm{EN}}=\mathrm{L}, \\ & \text { IN1 selected } \end{aligned}$ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C}$ |  | 16 |  |
|  | TPS2101 | $\begin{aligned} & \text { EN = L, } \\ & \text { IN2 selected } \end{aligned}$ | $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ |  | 0.75 | $\mu \mathrm{A}$ |
|  |  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C}$ |  | 1.5 |  |
|  |  | $\mathrm{EN}=\mathrm{H}$, <br> IN1 selected | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 10 | $\mu \mathrm{A}$ |
|  |  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C}$ |  | 16 |  |

switching characteristics, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=\mathrm{V}_{\mathrm{l}(\mathrm{IN} 2)}=3.3 \mathrm{~V}$ (unless otherwise noted) ${ }^{\dagger}$

| PARAMETER |  |  | TEST CONDITIONS $\dagger$ |  | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{r}$ | Output rise time | IN1-OUT | $V_{1(1 N 2)}=0$ | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \quad \mathrm{I}=500 \mathrm{~mA}$ | 830 |  | $\mu \mathrm{s}$ |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \quad \mathrm{~L}=500 \mathrm{~mA}$ | 840 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \quad \mathrm{l}$ L $=10 \mathrm{~mA}$ | 640 |  |  |
|  |  | IN2-OUT | $V_{1(1 N 1)}=0$ | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \quad \mathrm{IL}=10 \mathrm{~mA}$ | 5.5 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \quad \mathrm{I}=10 \mathrm{~mA}$ | 70 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \quad \mathrm{~L}$ L $=1 \mathrm{~mA}$ | 5.5 |  |  |
| $\mathrm{tf}^{\text {f }}$ | Output fall time | IN1-OUT | $V_{1(1 N 2)}=0$ | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \quad \mathrm{~L}$ L $=500 \mathrm{~mA}$ | 8 |  | $\mu \mathrm{S}$ |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \quad \mathrm{~L}$ L $=500 \mathrm{~mA}$ | 93 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \quad \mathrm{l}$ L $=10 \mathrm{~mA}$ | 23 |  |  |
|  |  | IN2-OUT | $V_{1(1 N 1)}=0$ | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \quad \mathrm{~L}=10 \mathrm{~mA}$ | 690 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \quad \mathrm{~L}=10 \mathrm{~mA}$ | 6900 |  |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \quad \mathrm{~L}$ L $=1 \mathrm{~mA}$ | 6900 |  |  |
| tPLH | Propagation delay time, low-to-high output | IN1-OUT | $\mathrm{V}_{\mathrm{I}(\mathrm{IN} 2)}=0$ | $C_{L}=10 \mu \mathrm{~F}, \quad \mathrm{~L}=10 \mathrm{~mA}$ | 75 |  | $\mu \mathrm{s}$ |
|  |  | IN2-OUT | $V_{1(1 N 1)}=0$ |  | 2 |  |  |
| tPHL | Propagation delay time, high-to-low output | IN1-OUT | $\mathrm{V}_{1(\mathrm{IN} 2)}=0$ | $C_{L}=10 \mu \mathrm{~F}, \quad \mathrm{~L}=10 \mathrm{~mA}$ | 3 |  | $\mu \mathrm{s}$ |
|  |  | IN2-OUT | $\mathrm{V}_{1(\mathrm{IN} 1)}=0$ |  | 370 |  |  |

$\dagger$ All timing parameters refer to Figure 3.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


Figure 3. Test Circuit and Voltage Waveforms

Table of Timing Diagrams ${ }^{\dagger}$

|  | FIGURE |
| :--- | :---: |
| Propagation Delay and Rise Time With $0.1-\mu$ F Load, IN1 | 4 |
| Propagation Delay and Rise Time With $0.1-\mu$ F Load, IN2 | 5 |
| Propagation Delay and Fall Time With $0.1-\mu$ Load, IN1 | 6 |
| Propagation Delay and Fall Time With $0.1-\mu$ F Load, IN2 | 7 |
| Propagation Delay and Rise Time With $1-\mu$ F Load, IN1 | 8 |
| Propagation Delay and Rise Time With $1-\mu$ F Load, IN2 | 9 |
| Propagation Delay and Fall Time With $1-\mu$ F Load, IN1 | 10 |
| Propagation Delay and Fall Time With $1-\mu$ F Load, IN2 | 11 |

$\dagger$ Waveforms shown in Figures $4-11$ refer to TPS2100 at $T_{J}=25^{\circ} \mathrm{C}$

PARAMETER MEASUREMENT INFORMATION


Figure 4. Propagation Delay and Rise Time With $0.1-\mu \mathrm{F}$ Load, IN1


Figure 6. Propagation Delay and Fall Time With $0.1-\mu \mathrm{F}$ Load, IN1


Figure 5. Propagation Delay and Fall Time With $0.1-\mu$ F Load, IN2


Figure 7. Propagation Delay and Fall Time With $0.1-\mu \mathrm{F}$ Load, IN2

## PARAMETER MEASUREMENT INFORMATION



Figure 8. Propagation Delay and Rise Time With $1-\mu \mathrm{F}$ Load, IN1


Figure 10. Propagation Delay and Fall Time With $1-\mu \mathrm{F}$ Load, IN1


Figure 9. Propagation Delay and Rise Time With $1-\mu$ Load, IN2


Figure 11. Propagation Delay and Fall Time With $1-\mu \mathrm{F}$ Load, IN2

## TYPICAL CHARACTERISTICS

Table of Graphs

|  |  | FIGURE |
| :--- | :--- | :---: |
| IN1 Switch Rise Time | vs Output Current | 12 |
| IN2 Switch Fall Time | vs Output Current | 13 |
| IN1 Switch Fall Time | vs Output Current | 14 |
| IN2 Switch Fall Time | vs Output Current | 15 |
| Output Voltage Droop | vs Output Current When Output Is Switched From IN2 to IN1 | 16 |
| Inrush Current | vs Output Capacitance | 17 |
| IN1 Supply Current | vs Junction Temperature (IN1 Enabled) | 17 |
| IN1 Supply Current | vs Junction Temperature (IN1 Disabled) | 18 |
| IN2 Supply Current | vs Junction Temperature (IN2 Enabled) | 19 |
| IN2 Supply Current | vs Junction Temperature (IN2 Disabled) | 20 |
| IN1-OUT On-State Resistance | vs Junction Temperature | 20 |
| IN2-OUT On-State Resistance | vs Junction Temperature | 22 |



Figure 12

IN2 SWTICH RISE TIME OUTPUT CURRENT


Figure 13

## TYPICAL CHARACTERISTICS

IN1 SWITCH FALL TIME
vs
OUTPUT CURRENT


Figure 14
OUTPUT VOLTAGE DROOP
vs
OUTPUT CURRENT WHEN OUTPUT
IS SWITCHED FROM IN2 TO IN1


Figure 16

IN2 SWITCH FALL TIME
OUTPUT CURRENT


Figure 15

INRUSH CURRENT
vs
OUTPUT CAPACITANCE


Figure 17


Figure 18

IN2 SUPPLY CURRENT
vs
JUNCTION TEMPERATURE (IN2 ENABLED)


Figure 20

IN1 SUPPLY CURRENT
vs
JUNCTION TEMPERATURE (IN1 DISABLED)


Figure 19

IN2 SUPPLY CURRENT
vs
JUNCTION TEMPERATURE (IN2 DISABLED)


Figure 21

## TYPICAL CHARACTERISTICS



APPLICATION INFORMATION


Figure 24. Typical Application

## power supply considerations

A $0.01-\mu \mathrm{F}$ to $0.1-\mu \mathrm{F}$ ceramic bypass capacitor between IN and GND, close to the device is recommended. The output capacitor should be chosen based on the size of the load during the transition of the switch. A $47-\mu \mathrm{F}$ capacitor is recommended for $10-\mathrm{mA}$ loads. Typical output capacitors ( $\mathrm{xx} \mu \mathrm{F}$, shown in Figure 24) required for a given load can be determined from Figure 16 which shows the output voltage droop when output is switched from IN2 to IN1. The output voltage droop is insignificant when output is switched from IN1 to IN2. Additionally, bypassing the output with a $0.01-\mu \mathrm{F}$ to $0.1-\mu \mathrm{F}$ ceramic capacitor improves the immunity of the device to short-circuit transients.

## APPLICATION INFORMATION

## power supply considerations (continued)

## switch transition

The n-channel MOSFET on IN1 uses a charge-pump to create the gate-drive voltage, which gives the IN1 switch a rise time of approximately 1 ms . The p-channel MOSFET on IN2 has a simpler drive circuit that allows a rise time of approximately $8 \mu \mathrm{~s}$. Because the device has two switches and a single enable pin, these rise times are seen as transition times, from IN1 to IN2, or IN2 to IN1, by the output. The controlled transition times help limit the surge currents seen by the power supply during switching.

## thermal protection

Thermal protection provided on the IN1 switch prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The increased dissipation causes the junction temperature to rise to dangerously high levels. The protection circuit senses the junction temperature of the switch and shuts it off at approximately $125^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{J}}\right)$. The switch remains off until the junction temperature has dropped. The switch continues to cycle in this manner until the load fault or input power is removed.

## undervoltage lockout

An undervoltage lockout function is provided to ensure that the power switch is in the off state at power-up. Whenever the input voltage falls below approximately 2 V , the power switch quickly turns off. This function facilitates the design of hot-insertion systems that may not have the capability to turn off the power switch before input power is removed. Upon reinsertion, the power switch will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

## power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to that of power packages; it is good design practice to check power dissipation and junction temperature. First, find $r_{o n}$ at the input voltage, and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{\text {on }}$ from Figure 22 or Figure 23. Next calculate the power dissipation using:

$$
P_{D}=r_{\text {on }} \times I^{2}
$$

Finally, calculate the junction temperature:

$$
T_{J}=P_{D} \times R_{\theta J A}+T_{A}
$$

Where:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=\text { Ambient temperature } \\
& \mathrm{R}_{\theta \mathrm{JA}}=\text { Thermal resistance }
\end{aligned}
$$

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation using the calculated value as the new estimate. Two or three iterations are generally sufficient to obtain a reasonable answer.

## ESD protection

All TPS2100 and TPS2101 terminals incorporate ESD-protection circuitry designed to withstand a $2-\mathrm{kV}$ human-body-model discharge as defined in MIL-STD-883C.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO-178

MECHANICAL DATA
D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012
www.ti.com

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2100DBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2100DBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2100DBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2100DBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2101D | ACTIVE | SOIC | D | 8 | 75 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2101DBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2101DBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2101DBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2101DBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TPS2101DG4 | ACTIVE | SOIC | D | 8 | 75 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb -Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | $\mathbf{A 0}(\mathbf{m m})$ | B0 $(\mathbf{m m})$ | K0 $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2100DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 9.0 | 3.15 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS2100DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 9.0 | 3.15 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS2101DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 9.0 | 3.15 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS2101DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 9.0 | 3.15 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2100DBVR | SOT-23 | DBV | 5 | 3000 | 182.0 | 182.0 | 20.0 |
| TPS2100DBVT | SOT-23 | DBV | 5 | 250 | 182.0 | 182.0 | 20.0 |
| TPS2101DBVR | SOT-23 | DBV | 5 | 3000 | 182.0 | 182.0 | 20.0 |
| TPS2101DBVT | SOT-23 | DBV | 5 | 250 | 182.0 | 182.0 | 20.0 |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of Tl information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify Tl and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers |  |
| Data Converters | amplifier.ti.com |
| DSP | dataconverter.ti.com |
| Clocks and Timers | dsp.ti.com |
| Interface | www.ti.com/cocks |
| Logic | nterace.ti.com |
| Power Mgmt | ogic.ti.com |
| Microcontrollers | Dowe.ti.com |
| RFID | nicrocontroler.ti.com |
| RF/IF and ZigBee® Solutions | NWw.ti-rfid.com |
|  |  |


| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ticom/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ticom/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated

